



## PRECISION DIGITIZERS FOR POWER & ENERGY MEASUREMENTS

(W. G. Kürten Ihlenfeld – PTB)


After  
Transducers




\*



\*



\*



## Metrology Grade Digitising Technology for Power Quality Measurements (PTB, NPL, MIKES, TRESCLAL, VSL, METAS, LNE, INRIM)


1. Compact three phase voltage digitiser up to the 50th harmonic of the mains (PTB).
  - a) ADC interface with USB to PC, b) self-cal., c) Self-Locking (pat. pending) & asynch, c) DSP is a PC, d) Ultra-Linear & unc. < 10 ppm, e) for lab. applic. (RMS, Phase, Ratio, & self-checking), f) Allow other ADCs to be used, e.g., A3458A, AD7763 (Sigma-Delta) & SAR AD7767.
2. Portable three phase digitiser for on-site measurement of the high voltage grid (NPL, MIKES).
  - a) ADC 7767 interfaced to AD DSP (pre-processing data) & Wireless data transfer, b) async. Sampling, c) further DSP is a PC, d) Ultra-Linear & unc. < 50 ppm (close to above), e) for live lines.
3. & 4. Wide band digitisers for transient and impulse measurements (TRESCLAL, VSL).
5. Metrological characterisation of digitisers (METAS, LNE, INRIM, VSL).

## Compact three phase voltage digitiser with a frequency range up to the 50th harmonic of the mains (PTB)

Design constraints:



- uncertainties < 10E-6 V/V
- compact
- self-locking<sup>1</sup> (digitally)
- easy calibration (chopped DC & AC)
- ac metrology: phase, ratio, ac power...
- any ADC (IADC, SAR, S-D)
- intelligent (? , algorithms)


<sup>1</sup> German Patent Application DE 10 2007 043 927 A1




DDS Synchronizer allow different ADCs to be synchronized: Sigma-Delta, SAR, Dual-Slope

# Synchronizer, high res. Time base, Multiplex.








ADC SAMPLING SYNCHRONIZATION SOFTWARE  
ON DIGITAL SIGNAL PROCESSOR/CONTROLLER



# Compact three phase voltage digitiser Complete




# Compact three phase voltage digitiser Updated




## ALGORITHMS


Bayesian Spectral Analyses,  
Adaptive Filtering,  
Data Transforms (FFT, Wavelet,...)  
Numeric Evaluation of Unc.,  
Interharm. & Fluctuating Quant.  
...

## ADC SAMPLING SYNCHRONIZATION ALGORITHM





# Compact three phase voltage digitiser Software (on PC)





# Compact three phase voltage digitiser Software (on PC)



**Communication Device - Parameter**

Serial Communication	No Channels
Serial Port	<input type="radio"/> 1 Channel
Baud Rate	<input type="radio"/> 2 Channels
Number of Bits	<input type="radio"/> 3 Channels
8	<input type="radio"/> 4 Channels
<input checked="" type="checkbox"/> Serial activate	<input type="radio"/> 5 Channels
	<input type="radio"/> 6 Channels
	<input type="radio"/> 7 Channels
	<input type="radio"/> 8 Channels

Sigma-Delta ADC	<input type="checkbox"/> Sigma-Delta activate
Reference Clock MHz	20
Clock Correction	Start-pos. Memory
1	1
DDS ID	Transducer Gain
AD9852	1
DDS Multiplier	Reference Voltage V
6	4,096
Device Address	0

DVM_3458A	<input type="checkbox"/> DVM activate
Device Address No.	4
Aperture Time (μs)	<input type="checkbox"/> Dyn. Aperture Time
100	
Ti-Margin [μs]	Transfer Format
25	<input type="radio"/> ASCII
<input type="checkbox"/> DSDC activate	<input checked="" type="radio"/> DINT
	<input type="radio"/> SREAL
	<input type="radio"/> ASCII single Value
	<input type="radio"/> DINT single Value
	<input type="radio"/> SREAL single Value
Range	1000V
<input type="radio"/> 100V	100V
<input checked="" type="radio"/> 10V	10V
<input type="radio"/> 1V	1V
<input type="radio"/> 0.1V	0.1V

ADC7767	<input checked="" type="checkbox"/> activate
	<input checked="" type="checkbox"/> DDS B and C
ReferenceVoltage	Multiplier Decimation
4,078	6 8

**System - Parameter**

Regulation / Regler	Synchronisation
Time Component	<input type="checkbox"/> Target Periods Active
0,3	Target Periods
Proportional Component	16
0,3	<input checked="" type="checkbox"/> Const. Samples
Derivative Component	Synchronization Channel
0	1
Threshold Hardness	Synchronization Alg.
<input checked="" type="checkbox"/> 1000e-6	<input checked="" type="radio"/> FFT
Clamping	<input type="checkbox"/> Autocorr. + FFT
<input type="checkbox"/> Activate	Compute Uncertainty
Clamping Voltage	<input type="checkbox"/> dPhase<Threshold
1	Threshold
No. of Periods	Automatic
16	1e-9
No. of Samples	Per. Factor
16	Noise Limit
Signal Correction	1e-6 1e-6
<input checked="" type="checkbox"/> by Phase	


**Widnowing**

Window Function
<input checked="" type="radio"/> Rectangle
<input type="radio"/> Bartlett
<input type="radio"/> Hamming
<input type="radio"/> Blackmann
<input type="radio"/> Blackmann - Harris 3 Term (-67dB)
<input type="radio"/> Blackmann - Harris 3 Term (-61dB)
<input type="radio"/> Blackmann - Harris 4 Term (-92dB)
<input type="radio"/> Blackmann - Harris 4 Term (-74dB)

**Parameter: Measurements & Logging**

<input checked="" type="checkbox"/> Compute Measurement Uncertainties	1 No. Phases Active
Computation	<input checked="" type="checkbox"/> Moving Average of 10
<input type="checkbox"/> Ratio	<input type="checkbox"/> Channels
<input type="checkbox"/> Power	<input type="checkbox"/> Ratio
<input type="checkbox"/> Normalized Power	<input type="checkbox"/> Power
<input type="checkbox"/> Energie Kwh 0,0	<input type="checkbox"/> Normalized Power
<input type="checkbox"/> IEEE	<input type="checkbox"/> IEEE
<input type="checkbox"/> Flicker	<input type="checkbox"/> Flicker
<input type="checkbox"/> Capacitance	<input type="checkbox"/> Capacitance
<input type="checkbox"/> Calibration	Update from Setup
<input type="checkbox"/> Log. Synchronization	Log Harmonic 1
<input type="checkbox"/> Write Backup (signal)	Log Sub-Harmonic 1
	Signal Logfile OK





**Internal SAR ADC 24 Bit, max. 128 kHz, Nonlinearity < 10 ppm!**


# Compact three phase voltage digitiser Updated




# Compact three phase voltage digitiser Voltage Transformer








### Spectrum AD7767





- 24 bit delta sigma ADC, 24 bit SAR.
- Uses a DDS Synthesizers to generate variable sampling frequencies for digital PLL: Soft-Sync., asynchronous meas. also possible.
- Allow tight synchronous meas., quasi-sync and asynchronous too.
- Allow Agilent 3458A to be used if desired (not a must!) The same unc. figures as the PTB primary standard.

Internal SAR with comparable performance as the Agilent 3458A, allowing but higher sampling rates.



- Ultra-pure sinewave gen. (Spurs <-180 dB) locked to a quartz time base was developed to investigate ADCs.



## Future work



- Improvements: Synchronizer with FPGA.
- Multiple ADCs to be read by FPGA & USB 2.0.
- Replacement of Agilent 3458A by USS (PTB).
- Improvements on ultra-pure sinewave generator.



THANK YOU!